Configurable LDPC Decoder Architectures for Regular and Irregular Codes
نویسندگان
چکیده
منابع مشابه
Configurable LDPC Decoder Architectures for Regular and Irregular Codes
Low Density Parity Check (LDPC) codes are one of the best error correcting codes that enable the future generations of wireless devices to achieve higher data rates with excellent quality of service. This paper presents two novel flexible decoder architectures. The first one supports (3, 6) regular codes of rate 1/2 that can be used for different block lengths. The second decoder is more genera...
متن کاملMemory-efficient Turbo Decoder Architectures for Ldpc Codes
In this paper, we propose a turbo decoding messagepassing (TDMP) algorithm to decode regular and irregular lowdensity parity-check (LDPC) codes. The TDMP algorithm has two main advantages over the commonly employed two-phase messagepassing algorithm. First, it exhibits a faster convergence behavior (up to 50% less iterations), and improvement in coding gain (up to an order of magnitude for mode...
متن کاملHigh-Throughput Irregular LDPC Decoder
Abstract— This paper presents a high-throughput area-efficient decoder design for the irregular Quasi-Cyclic (QC) Low-Density Parity-Check (LDPC) codes. Two new techniques are proposed, including parallel layered decoding architecture (PLDA) and critical path splitting. PLDA enables parallel processing for all layers by establishing dedicated message passing paths among them. The decoder avoids...
متن کاملλ−Min Decoding Algorithm of Regular and Irregular LDPC Codes
In this paper, the decoding of lowdensity parity-check (LDPC) codes is considered. A new algorithm, named λ−Min algorithm, for updating extrinsic information is proposed. The λ−Min algorithm offers different trade-off performance versus complexity between the belief propagation (BP) algorithm (optimal but complex) and the universal most powerful (UMP) BP-based algorithm (simple but leading to s...
متن کاملMulti-Rate Reconfigurable LDPC Decoder Architectures for QC-LDPC codes in High Throughput Applications
The problem at hand is to design and implement an efficient architecture for a Low Density Parity Check (LDPC) decoder. LDPC codes are widely used in digital communication for error free communications. They are known for their ability to achieve channel capacities. The algorithms explored for LDPC decoding are Log-Domain Sum-Product and Min-sum algorithm with offset/scaling. Both work on the s...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Signal Processing Systems
سال: 2008
ISSN: 1939-8018,1939-8115
DOI: 10.1007/s11265-008-0221-7